[1]
2024. EFFICIENT 64-BIT VEDIC MULTIPLIER DESIGN FOR ENHANCED COMPUTATIONAL SPEED. International Journal of Advance Scientific Research. 4, 11 (Nov. 2024), 6–10. DOI:https://doi.org/10.37547/.