[1]
2025. Resilient Lockstep and Redundant Multicore Processor Architectures for Soft Error Mitigation in Safety-Critical Embedded Systems. International Journal of Advance Scientific Research. 5, 02 (Feb. 2025), 22–27. DOI:https://doi.org/10.37547/.