1.
EFFICIENT 64-BIT VEDIC MULTIPLIER DESIGN FOR ENHANCED COMPUTATIONAL SPEED. ijasr. 2024;4(11):6-10. doi:10.37547/