Sai Kishore. 2024. “EFFICIENT 64-BIT VEDIC MULTIPLIER DESIGN FOR ENHANCED COMPUTATIONAL SPEED”. International Journal of Advance Scientific Research 4 (11): 6-10. https://doi.org/10.37547/.