“EFFICIENT 64-BIT VEDIC MULTIPLIER DESIGN FOR ENHANCED COMPUTATIONAL SPEED”, ijasr, vol. 4, no. 11, pp. 6–10, Nov. 2024, doi: 10.37547/.