“Resilient Lockstep and Redundant Multicore Processor Architectures for Soft Error Mitigation in Safety-Critical Embedded Systems”, ijasr, vol. 5, no. 02, pp. 22–27, Feb. 2025, doi: 10.37547/.