[1]
Dr. Michael A. Thornton, “Resilient Lockstep and Redundant Multicore Processor Architectures for Soft Error Mitigation in Safety-Critical Embedded Systems”, ijasr, vol. 5, no. 02, pp. 22–27, Feb. 2025, Accessed: Oct. 05, 2026. [Online]. Available: https://sciencebring.com/index.php/ijasr/article/view/1058