Sai Kishore. EFFICIENT 64-BIT VEDIC MULTIPLIER DESIGN FOR ENHANCED COMPUTATIONAL SPEED. ijasr [Internet]. 2024 Nov. 7 [cited 2026 Mar. 5];4(11):6-10. Available from: https://sciencebring.com/index.php/ijasr/article/view/815