The demand for high-speed and efficient multipliers is crucial in modern digital systems, especially in applications such as image processing, cryptography, and digital signal processing, where multiplication is a fundamental operation. This paper presents the design and implementation of an efficient 64-bit Vedic multiplier using the Urdhva Tiryakbhyam algorithm, one of the fastest methods derived from ancient Vedic mathematics. The proposed design leverages the parallelism inherent in Vedic multiplication techniques to significantly reduce computation time and improve processing speed. Comparisons with conventional multipliers demonstrate that the Vedic approach achieves a marked increase in performance and efficiency. Simulation results confirm that the 64-bit Vedic multiplier outperforms standard multipliers in terms of speed, resource utilization, and power consumption, making it a suitable candidate for high-performance computing applications.

Vedic Multiplier, 64-Bit Multiplier, High-Speed Computation

Vaijyanath Kunchigi, Linganagouda Kulkarni, Subhash Kulkarni, “High Speed and Area Efficient Vedic Multiplier”, IEEE, Devices, Circuits and systems,Vol.4,pp.360- 364,15-16 March 2012.

Ramachandran.S, Kirti.S.Pande , “Design, Implementation and Performance Analysis of an Integrated Vedic Multiplier Architecture”, International Journal Of Computational Engineering Research,Vol. 2, Issue No.3, pp. 697-703, May-June 2012,.

Prof J M Rudagil, Vishwanath Amble, VishwanathMunavalli, “Design and implementation of efficient multiplier using vedic mathematics”, Proc. of1nt. Con/, on Advances in Recent Technologies in Communication and Computing, pp.162-166, Nov 2011.

Premananda B.S., Samarth S. Pai, Shashank B., Shashank S. Bhat, “Design and Implementation of 8-Bit Vedic Multiplier”, International Journal of Advanced Research in Electrical,Electronics and Instrumentation Engineering,Vol. 2, Issue 12, December 2013.

Neeraj Kumar Mishra, SubodhWairya, “Low Power 32×32 bit Multiplier Architecture based on Vedic Mathematics Using Virtex 7 Low Power Device”, IJRREST,Vol,-2, Issue-2, June-2013.

Poornima M, Shivaraj Kumar Patil, “Implementation of Multiplier using Vedic Algorithm”, IJITEE, Vol.-2, Issue-6, May 2013.